Single-chip multi-channel data acquisition source

Single-chip multi-channel data acquisition source program: single-channel acquisition program: MOV DPTR, # 0f8ffh MOV R0, # 00H; exists in R0, R1, R1, MOV R2, R1 in two registers, # 200d; set loop MOV R3, # 4 MOV R4, # 8d Main: CLR P1.1; Select ADC0809 PUSH DPL; DPTR Fact PUSH DPH MOVX @ DPTR, A; Start AD Conversion ACALL DELAY; Delay 5MS to ensure collection data frequency is 200 Hz Movx A, @ DPTR; read data setb p1.1 Select the memory MOV DPL, R0; R1 to DPTR MOV DPH, R1 MOV DPH, R1 MOVX @ DPTR, A; Data INC DPTR; point to the next storage unit MOV R0, DPL; re-deposit the unit address into the register MOV R1 , DPTR Pop DPH; Pop DPL DJNZ R2, Main Djnz R3, Main Djnz R4, Main Sjmp $ Delay: Delayed Delay 5ms MOV R5, # 100d Mov R6, # 24d LA: DJNZ R5, $ DJNZ R6 , La Ret end loop collection procedure: MOV 30H, # 00H; Existing 30-3F 16 internal storage unit MOV 31H, # 00H MOV 33h, # 20h MOV 30H, # 00H; Existing 30-3F 16 internal storage unit MOV 31H, # 00h MOV 32H, # 20h Mov 34h, # 40h Mov 35H, # 40h Mov 36h, # 40h MOV 36H, # 40h MOV 36H 00h Mov 37h, # 60h MOV 39h, # 80h MOV 3ah, # 00h MOV 3bh, # 0a0h MOV 3ch, # 0c0h Mov 3Eh, # 00H MOV 3FH, # 0E0H MOV R2, # 0E0H MOV R2, # 0E0H MOV R2, # 200D; set the external loop 200 * 40 total 8000 MOV R3, # 40d MAIN: MOV DPTR, # 0f8ffH; 0 channel address MOV R0, # 30h; R0, R1 as the intermediate variable MOV R1, # 31h MoV R4, # 8; sets the internal loop LOOP: CLR P1.1; selected ADC0809 PUSH DPL; DPTR Fact PUSH DPH MOVX @ DPTR, A; Enter a number started AD conversion ACALL DELAY Waiting to reach 200 data MOVX A, @ DPTR read data setb p1.1; selected memory MOV DPL, @ R; @ r1 MOVX @ DPTR, A; deposit data INC DPTR; point to the next storage unit MOV @ r0, DPL; re-deposit the unit address into internal data storage unit MOV @ r1 , DPH INC R0; pointing to the address of the next memory INC R0 INC R1 INC R1 POP DPH; DPTR Pop DPL INC DPH; pointing to the next channel address DJNZ R4, LOOP; internal circulation DJNZ R2, Main; external cycle DJNZ R3, Main sjmp $ delay: delayed program delay 600us MOV R5, # 100 MOV R6, # 3 la: DJNZ R5, $ DJNZ R6, LA RET END, read full text, technology area About μClinux transplantation on ARM7 S3C4510B Multi-looped into charge and discharge controller design Interrupt service routines for ARM embedded systems LED dimming engine design based on 8-bit MCU How to display Chinese characters, ASCII characters and color graphics on the LCD monitor

Our other product:

Professional lightning protection system for Tower	Professional FM Radio Station Equipment Package	FMUSER FU-1000C 1000W FM Transmitter With USB Audio Input Interface
FMUSER 200W FM Radio Broadcasting Package	Hotel IPTV Solution	FMUSER FSN-1000T V5.0 1KW FM Radio Broadcast Transmitter